Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY DOCKET NO.		SERIAL NO.		
					248647US2S CONT		New Application		
LIST OF REFERENCES CITED BY APPLICANT					APPLICANT				
					Koji SAKUI				
l					FILING DATE		GROUP		
					Herewith A 11 0 4				
					U.S. PATENT DOCUMENTS				
EXAMINER INITIAL			DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE	
سو		AA	6,434,034	08/2002	Wallace et al.	-	1		
94		AB	6,278,616	08/2001	Gelsomini et al.		1		
gu		AC	5,793,774	08/1998	Usul et al.	-			
		AD							
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)									
	., ]		Yoshihisa IWATA, et al. "A 35 ns CYCLE TIME 3.3 V ONLY 32 Mb NAND FLASH EEPROM," IEEE						
سو ا		AE	Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pgs 1157-1164.						
		AF	Toru TANZAWA, et al. "A COMPACT ON-CHIP ECC FOR LOW COST FLASH MEMORIES," IEEE						
	Journal of Solid-State Circuits, Vol. 32, No. 3, May 1997, pgs, 662-669.								
			Hitoshi KUME, et al. "A 1.28μm² CONTACTLESS MEMORY CELL TECHNOLOGY FOR A 3V-ONLY						
		AG	64Mbit EEPROM," IEDM Technology Digest, December 1992, 92 pgs, 991-993.						
		АН	Hitoshi MIWA, et al. "A 140mm² 64Mb AND FLASH MEMORY WITH A 0.4 μm TECHNOLOGY," IEEE International Solid-State Circuits Conference, ISSCC Digest of Technical Papers, February 1996, pgs, 34-35.						
		Al	H. ONODA, et al. "A NOVEL CELL STRUCTURE SUITABLE FOR A 3. VOLT OPERATION, SECTOR ERASE FLASH MEMORY," IEDM Technology Digest, December 1992, pgs. 599-602.						
		AJ	S. KOBAYASHI, et al. "A 3.3 V-ONLY 16Mb DINOR FLASH MEMORY," ISSCC Digest of Technical						
<b> </b>			Papers, February 1995, pgs, 122-123.						
		AK	F. MASUOKA, ET AL. "A NEW FLASH E <sup>2</sup> PROM CELL USING TRIPLE POLYSILICON TECHNOLOGY: IEDM Technology Papers, February 1987, pgs. 76-77.						
		AL	Georgha SAMACHISA, et al. "A 128k FLASH EEPROM USING DOUBLE POLYSILICON						
		AL.	TECHNOLOGY" ISSCC Digest of Technical Papers, 1987, pgs. 76-77.						
		AM	Virgil Niles KYNETT, et al. "AN IN-SYSTEM REPROGRAMMABLE 256K CMOS FLASH MEMORY IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 1998, pgs. 132-133.						
			Fujio MASUOKA, et al. "NEW ULTRA HIGH DENSITY EPROM AND FLASH EEPROM WITH NAND						
	STRUCTURE CELL," IEDM 1987, PGS, 552-555.						ROM WIII NAND		
		AO	Jin-ki KIM, et al. "A 120-mm <sup>2</sup> 64 Mb NAND FLASH MEMORY ARCHIEVING 180 ns/BYTE EFFECTIVE						
ļ	1		PROGRAM SPEED," IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997, pgs. 670-680.						
	1 1	AP	Masataka KATO, et al. "A 0.4μm <sup>2</sup> SELF-ALIGNED CONTACTLESSMEMORY CELL TRCHNOLOGY SUITABLE FOR 256-Mbit FLASH MEMORIES, "IEDM Technology Digest, 1994, pgs. 921-923.						
	1		Shin-ichi KOBAYASHI, et al. "MEMORY ARRAY ARCHITECTURE AND DECORDING SCHEME FO						
θ			3 V ONLY SECTOR ERASABLE DINOR FLASH MEMORY," IEEE Journal of Solid-State Circuits, Vol. 29, No, 4, April 1994, pgs 454-460.						
<b>}</b> -			29, No, 4, April 199	4, pgs 454-4	60.			<del></del>	
						Addi	tional Refe	erences sheet(s) attached	
Examir	Examiner Vu Le					Date Cor	nsidered	7/20/04	
	*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								